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ABSTRACT
In the past decades, data structure analysis was mainly done at a
high level of abstraction in the computer science community. For
instance, choosing a linked list as a data structure as opposed to an
array for a speciﬁc situation, was mainly motivated from a perfor-
mance point of view under the implicit assumption that the com-
puter platform (that had to run the software) consisted out of one
monolithical, physical memory. In the context of mobile, embed-
ded devices, energy consumption is as important as performance.
In addition to this, the assumption of one monolithical memory is
outdated for many (if not all) current-day platforms! Clearly, there
is a need to improve the choices that are made during data structure
analysis given speciﬁc knowledge of the memory hierarchy of the
platform under investigation.
We show how memory related energy consumption can heavily
be reduced by taking into account the access behaviour of the appli-
cation on the one hand and the available on-chip and off-chip mem-
ory space on the other hand. We do this by exploiting the sparse-
ness that is present in one steady state of the data structure under
investigation. Analytical results show that energy reductions of a
factor of 8.7 are feasible in comparison to common data structure
implementations. We trade these gains off with on-chip memory
space consumption of a custom memory architecture.
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1. INTRODUCTION
There is a need to improve the choices that are made at the level
of data structure analysis given speciﬁc knowledge of the mem-
ory hierarchy of the platform under investigation. This is because
high-level, design decisions -such as data structure analysis- that
are made early in the design trajectory (of software/hardware sys-
tems) have a large impact on the eventual quality of the implemen-
tation. We will demonstrate this issue by generating low-energy
consuming, partitioned data structures in the context of an embed-
ded, multimedia game application. Wewould however like to stress
that we are addressing a fundamental issue here, namely that of
data structure analysis. The preliminary methodology we present
is applicable in many (if not all) applications due to the fact that
we address trivial access operations such as lookup, iterate, insert,
and remove behaviour in the context of a small, on-chip scratch-
pad memory and a large, off-chip memory of a custom memory
organization.
In ongoing work we are applying the same philosophy towards
low-cost software that has to be executed on a predeﬁned memory
architecture. In this context, the on-chip memory corresponds to
the cache of the system and the off-chip memory to an SDRAM.
We use our non-trivial data structure implementations to impose on
current-day used (hardware controlled) caching schemes.
Inthis paper, we only present work related to custom memory or-
ganizations. Also, we do not explain in detail our analytical model
and we do not go into detail about the game application we have
used as our driver. The focus of this paper is to show the practical
value of our approach. We combine simple but powerful knowl-
edge from the application side on the one hand and the platform
side on the other hand and very easily construct energy efﬁcient
implementations at the end of the day.
All results we show are based on the assumption that the data
structure we analyze has a sparseness of
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￿ valid data elements is stored in the
data structure which can contain a total of
￿
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￿ data elements. This
assumption is based on experiments that we have done in IMEC on
a 3D computer game.
This one speciﬁc value of C corresponds to one speciﬁc steady
state phase of execution when viewed in terms of sparseness. Dur-
ing the whole execution, different steady states are present and cor-
responding transitions from one steady state data structure imple-
mentation to another have to be made at run time. We do not cover
these issues here.
Our results are also based on the following. Each data element
is uniquely speciﬁed by seven key bits (
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The size
of a data element is assumed to be
￿
￿
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￿
￿ bits (and the size of a
pointer is
￿
￿
￿ bits). Different data elements may be stored in the
data structure during different moments of the one and only steady
state we analyze.
Related work is described in Section 2. Terminology and our
energy model are introduced in Section 3. The methodology and
design tool are explained in Section 4. We present our analytical
results and conclusions in Section 5.
2. RELATED WORK
The work presented in this article is inspired by [15] and [17].
There are however two main differences.
First of all, we analyze the software implementation of an energy
efﬁcient data structure as opposed to explicitly designing and using
speciﬁc, conﬁgured, physical memories (hardware) of the embed-
ded system. Redesigning the custom memory organization is not
feasible in our context. We assume that the embedded platform is
already designed and fully functional on the Internet. Stated other-
wise, software that migratesto the embedded system willtransform
its critical data structures in conformance with the physical mem-
ory architecture of the target platform.
The second difference with the referenced work isthe kind ofap-
plication that isbeing investigated. As opposed tooptimizing heavy
data-oriented networking applications (e.g. routers [16]), this arti-
cle shows that relatively small data-storing applications, in the In-
ternet context, can perform better as well by applying similar data
structure optimizations. We intentionally analyze small data struc-
tures to show that our approach is also relevant for those. This is
because well-written, modular software encapsulates small pieces
of functionality and corresonding data structures from other pieces
of code.
Low-power issues are the main focus in the following two re-
search communities: dynamic power management (see [1] formore
references) and dynamic voltage scheduling [7]. However, data
management related issues are not or hardly covered in these com-
munities.
Traditional data structure analysis can be found in [3, 6, 10]. The
work presented here is strongly related to that of virtual memory
management [4, 5, 13]. The difference is that this work explores
the possibilities on how to represent a data structure assuming that
all the physical memory is already allocated. The optimizations
based on choosing a good dynamic (de)allocation strategy are com-
plementary to the optimizations that are described here.
Other related work is[9, 8, 12]. The emphasis of the correspond-
ing authors lies on exploiting the physical characteristics of the ar-
chitecture (e.g. cache line size) based on proﬁling information to
reduce the execution time of the (memory intensive) application.
We acknowledge these as being very powerful optimizations but
they are complementary to the design choices we present here. In
addition to this, we focus on energy consumption of the application
as opposed to the more common notion of execution speed.
D D D D AR (array)
PA (pointer array)
L (linked layer)
Figure1: Threeprimitive data structuresthatcan be combined
to produce more complex data structures. ’D’ denotes a valid
data element. An arrow denotes a valid pointer value.
3. TERMINOLOGYANDENERGYMODEL
We make a distinction between data structure on the one hand
and partitioned data structure on the other hand. The term data
structure corresponds to that used in the literature while a parti-
tioned data structure is a data structure that is mapped onto the on-
chip/off-chip memory hierarchy in a speciﬁc way. For instance, the
LPAcomp
1 data structure, shown in Figure 3, is mapped in two dif-
ferent ways in this article. This leads to two different partitioned
data structures: the LPAcompH (Figure 4) and the LPAcompC
(Figure 5).
In our analytical approach, we assume the presence of an em-
bedded system consisting of one on-chip memory and one off-chip
memory. We have compared the energy consumption for one on-
chip access (
￿
￿
￿
￿ nJ) and one off-chip access(
￿
￿
￿
￿
￿ nJ) for twomem-
ories of
￿
￿
￿
￿
￿
￿ technology. We have used a version of the Cacti
model [14] that produces energy estimates to compute the energy
consumption values. The on-chip SRAM memory has a 32-bit bus
and 16 KB memory size. The off-chip SRAM memory has a 32-bit
bus and a 200 KB memory size. The ratio, in energy consumption,
between an on-chip access and an off-chip access is 8.94.
4. METHODOLOGY AND DESIGN TOOL
We have developed a design tool that accepts the following as
input: data storage information, access behaviour, and memory ar-
chitecture cost functions.
The data storage information includes the average number (C)
of stored data elements in the data structure under investigation,
the maximum number of key bits (K) that are needed to be able to
uniquely characterize every dataelement, the size ofapointer (P)in
bits, and the size of a data element (R) in bits. Specifying the value
K is equivalent to stating how many data elements can be stored in
the data structure. Indeed, the capacity of the data structure is equal
to
￿
￿
￿ . The tool examines only one steady state phase or thus only
one value of C. As stated previously, we analyze the steady state
of
￿
￿
￿
￿
￿
￿ . The tool is conﬁgured so that one memory access is
needed to read or write the contents of a data element (denoted by
’D’ in the ﬁgures). For instance, for the array shown in Figure 1,
only one access is needed to read or write a data element (D).
The access behaviour describes how the datastructure ismost of-
ten accessed. The tool contains a predeﬁned set of behaviours (e.g.
look up, iterate, insert, remove). Look up behaviour corresponds
to the retrieval of a data element, given a speciﬁc key value. Itera-
tion behaviour corresponds to the traversal of all the data elements
that are stored in the data structure regardless of the associated key
value of every data element. Insert behaviour corresponds to the
insertion of a data element. Remove behaviour corresponds to the
removal of a data element.
￿
The term ’LPAcomp’ is an abbreviation for ’linked pointer array
complex data structure’.D D
LPA(7)
...
D AR(0) ...
...
D D
L
PA
Figure 2: The LPA(7)AR(0). This is a three-layered data struc-
ture which is not key-splitted.
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different data elements
(D) can potentially be stored in the data structure.
D D D
LPA(5)
...
PA(2) ...
D AR(0) ... D
...
... ... ...
...
Figure 3: The LPA(5)PA(2)AR(0) data structure (alias LPA-
comp). This is a partially key-splitted data structure.
Forthememory architecture costfunctions, wemultiply thenum-
ber of on-chip accesses with
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and the number of off-chip
accesses with
￿
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￿
. Adding the two obtained values gives the
energy consumption.
The output of the tool is a speciﬁcation of the optimal partitioned
data structure (e.g. a speciﬁcation of the partitioned data structure
in Figure 5).
The methodology iscomposed oftwosteps: (1) combining prim-
itive data structures and applying key splitting; and (2) partitioning.
4.1 Combining Primitive Data Structures
Primitive data structures are combined to produce a multilayered
data structure.
Three different primitive data structures are used by the tool (cfr.
Figure 1). They are the array (AR), the pointer array (PA), and the
linked array (L).
An example of combining primitive data structures to form a
multilayered data structure is combining the linked layer (L(7)), the
pointer array(PA(7)),and the AR(0). ThisresultsintheLPA(7)AR(0)
which is shown in Figure 2.
The linked layer allows an easy traversal through the data struc-
ture. Looking up an element in the LPA(7) is simply done by in-
dexing into the pointer array layer and retrieving the data element
which is being pointed to.
4.2 Key Splitting
Key splitting is applied on zero, one, or all layers of the multi-
D D D
...
...
D ... D
...
... ...
...
on chip
off chip
Figure 4: Horizontal partitioning of the LPAcomp: the LPAcompH.
D
...
...
... D D D
on chip off chip
...
... ...
...
D
Figure 5: A possible complex partitioning of the LPAcomp: the
LPAcompC. This is an abbreviation for [5296][[24928]LPAcomp which
means that a total of 5296 bits of on-chip memory space is consumed
and 24928 bits of off-chip memory space.
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Figure 6: Pareto curve in the context of iteration behaviour (C=20,
K=7). The energy consumption for one iteration is shown versus the
amount of consumed on-chip memory space. Each point on the Pareto
curve represents a partitioned data structure. The constraints of the
Pareto curve are (i) the available on-chip memory space, (ii) the amount
of energy that isconsumed onthe partitioned data structure when look-
ing up, inserting, or removing a data element, (iii) a constant time for
look up, insert, and removal of a data element. Only the ﬁrst constraint
is shown explicitly (on the x-axis) on the graph.
layered data structure. This results in an increased multi-layering
of the data structure such as the one shown in Figure 3.
Key splitting [17] has three different contributions.
First, key splitting exploits the sparseness that is present in the
data structure [17].
Second, depending on the speciﬁc behaviour (e.g. iteration), key
splitting can contribute to decreasing the number of accesses. Con-
sider for instance the AR(7) on the one hand and the LPAcomp (cfr.
Figure 3) on the other hand. The AR(7) needs
￿
￿
￿
￿
￿
accesses in the
case of iteration behaviour even though only 20 data elements are
actually stored. The LPAcomp needs only
￿
￿
accesses for iteration
behaviour. (We omit the calculations for brevity.)
Third, key splitting can decrease the wasted space of the avail-
able on-chip memory. Inother words, key splitting allows the avail-
able on-chip memory space to be used more economically. This
corresponds to the second step of the methodology (see below).
Consider again the LPAcomp and the AR(7). The LPAcomp can
be horizontally partitioned into the LPAcompH (cfr. Figure 4).This results in
￿
￿ on-chip accesses and
￿
￿
￿ off-chip accesses dur-
ing iteration. The AR(7) on the other hand is (usually) too large
in relationship to the available on-chip memory space. This results
in placing the AR(7) fully off-chip, implying that
￿
￿
￿
￿ off-chip ac-
cesses are needed for one iteration. In this example, the AR(7) con-
sumes
￿
￿
￿
￿
￿
￿
￿ bits of memory space, which has to either be placed
all on chip or alloff chip. The LPAcompH however, consumes only
￿
￿
￿
￿
￿ bits of on-chip memory space.
4.3 Partitioning
In the second step, the multilayered data structure is partitioned
into the on-chip memory and the off-chip memory (assuming that
only these two memories are present in the embedded system).
Consider once again the data structure shown in Figure 3. A
possible horizontal partitioning of this data structure is shown in
Figure 4. In this example, the ﬁrst three layers of the data structure
are placed in the on-chip memory. The fourth layer is placed in the
off-chip memory.
Vertical partitioning of the LPAcomp (or any data structure in
general) is possible too but we omit the discussion here for brevity.
Figure 5 represents a complex partitioning of the LPAcomp. The
average number (20) of data elements are placed on-chip. All ac-
cesses are on-chip accesses. The drawback is the increase in the
on-chip memory space consumption when compared to the LPA-
compH.
5. RESULTS AND CONCLUSIONS
Analytical results are shown in Figure 6. Note that only a se-
lected set of optimal partitioned data structures are shown in the
ﬁgure (e.g. we show only one complex partitioned data structure).
The Pareto optimal curve allows a software designer to trade-off
energy consumption with consumed on-chip memory space.
We have shown that by exploiting (a) the sparseness of the data
structure, (b) the access behaviour of the data structure, and (c) the
on-chip memory space conﬁguration, large reductions in energy
consumption (of a factor of
￿
￿
￿
) are feasible. Non-trivial, parti-
tioned datastructures are recommended asopposed toordinary data
structure implementations. The optimization techniques presented
in this article are directly applicable to small data structures and
easily extendible to large data structures and corresponding larger
physical memories (in which even larger gains may be expected).
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